hardcamlversion
RTL Hardware Design in OCaml
Hardcaml is an embedded DSL for designing and simulating hardware in OCaml. Generic hardware designs are easily expressed using features such as higher order functions, lists, maps etc. A built in simulator allows designs to be simulated within Hardcaml. Designs are converted to either Verilog or VHDL to interact with standard back end tooling.
Author | Jane Street Group, LLC |
---|---|
License | MIT |
Published | |
Homepage | https://github.com/janestreet/hardcaml |
Issue Tracker | https://github.com/janestreet/hardcaml/issues |
Maintainer | Jane Street developers |
Dependencies |
|
Source [http] | https://ocaml.janestreet.com/ocaml-core/v0.16/files/hardcaml-v0.16.0.tar.gz sha256=1cc136550365918c5e72db328acf7bbf109f680bdacb60edb80972dee042a58d |
Edit | https://github.com/ocaml/opam-repository/tree/master/packages/hardcaml/hardcaml.v0.16.0/opam |
Required by
- hardcaml-lua
- hardcaml_axi<v0.17.0
- hardcaml_c=v0.16.0
- hardcaml_circuits=v0.16.0
- hardcaml_fixed_point=v0.16.0
- hardcaml_handshake<v0.17.0
- hardcaml_of_verilog=v0.16.0
- hardcaml_step_testbench=v0.16.0
- hardcaml_verify=v0.16.0
- hardcaml_verilator=v0.16.0
- hardcaml_waveterm=v0.16.0
- hardcaml_xilinx=v0.16.0
- hardcaml_xilinx_components=v0.16.0
- hardcaml_xilinx_reports<v0.17.0
- ppx_deriving_hardcaml>=v0.16.0